second output driver circuitry to output data onto a first external signal line wherein:

.9

10

13

14

15

1

4

1

2

6

7

the second output driver circuitry outputs a first portion of data in response to a rising edge transition of a first external clock signal and the second output driver circuitry outputs a second portion of data in response to a falling edge transition of the first external clock signal.

172. (Amended) The integrated circuit device of claim 168 wherein [the] a clock alignment circuit generates an internal clock signal, and the <u>first</u> output driver circuitry <u>and the second output</u> driver circuitry output [outputs] data in response to the internal clock signal.

In claim 174, lines 3, 7, and 11, before "output" insert --first--.

In claim 175, line 5, before "output" insert --first--.
In claim 176, line 4, before "output" insert --first--.

177. (Amended) The integrated circuit device of claim 174 [176] further including a clock alignment circuit [coupled to the first external clock signal, the clock alignment circuit] to generate a first internal clock signal using the first external clock signal, wherein the multiplexer circuitry couples the first portion of data to the input of the first output driver circuitry in response to the first internal clock signal.